

10/16/00
JC660 US PTO

UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NEC00P264-ks

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTSBox Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY DEVICE

and invented by:

Kenichiro Nakagawa

JC660 US PTO
10/16/00
109/688203If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information: Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

 Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

 Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. Filing fee as calculated and transmitted as described below

2. Specification having 28 pages and including the following:
 - a. Descriptive Title of the Invention
 - b. Cross References to Related Applications (*if applicable*)
 - c. Statement Regarding Federally-sponsored Research/Development (*if applicable*)
 - d. Reference to Microfiche Appendix (*if applicable*)
 - e. Background of the Invention
 - f. Brief Summary of the Invention
 - g. Brief Description of the Drawings (*if drawings filed*)
 - h. Detailed Description
 - i. Claim(s) as Classified Below
 - j. Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NEC00P264-ks

Total Pages in this Submission

Application Elements (Continued)

3. Drawing(s) *(when necessary as prescribed by 35 USC 113)*
a. Formal Number of Sheets 11 (Figs. 1-25)
b. Informal Number of Sheets _____

4. Oath or Declaration
a. Newly executed *(original or copy)* Unexecuted
b. Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
c. With Power of Attorney Without Power of Attorney
d. DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. Incorporation By Reference *(usable if Box 4b is checked)*
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby
incorporated by reference therein.

6. Computer Program in Microfiche *(Appendix)*

7. Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
a. Paper Copy
b. Computer Readable Copy *(identical to computer copy)*
c. Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. Assignment Papers *(cover sheet & document(s))*

9. 37 CFR 3.73(B) Statement *(when there is an assignee)*

10. English Translation Document *(if applicable)*

11. Information Disclosure Statement/PTO-1449 Copies of IDS Citations

12. Preliminary Amendment

13. Acknowledgment postcard

14. Certificate of Mailing

First Class Express Mail *(Specify Label No.):* _____

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NEC00P264-ks

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. Additional Enclosures *(please identify below):*

Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)

17. Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

Warning

An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
 NEC00P264-ks

Total Pages in this Submission

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	12	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	2	- 3 =	0	x \$80.00	\$0.00
Multiple Dependent Claims (check if applicable)	<input type="checkbox"/>				
					\$0.00
					BASIC FEE
OTHER FEE (specify purpose)	Assignment Recordation				
					\$40.00
					TOTAL FILING FEE
					\$750.00

A check in the amount of \$750.00 to cover the filing fee is enclosed.


The Commissioner is hereby authorized to charge and credit Deposit Account No. 50-0481 as described below. A duplicate copy of this sheet is enclosed.

Charge the amount of _____ as filing fee.

Credit any overpayment.

Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).



Sean M. McGinn
 Registration No. 34,386
 Customer No. 21254

Dated: October 16, 2000

CC:

MCGINN & GIBB, P.C.
A PROFESSIONAL LIMITED LIABILITY COMPANY
PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW
1701 CLARENDON BOULEVARD, SUITE 100
ARLINGTON, VIRGINIA 22209
TELEPHONE (703) 294-6699
FACSIMILE (703) 294-6696

**APPLICATION
FOR
UNITED STATES
LETTERS PATENT**

APPLICANT: Kenichiro Nakagawa

FOR: **METHOD OF MANUFACTURING
SEMICONDUCTOR MEMORY
DEVICE**

DOCKET NO.: NEC00P264-ks

DOCKET NO.: **NEC00P264-ks**

METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY DEVICE

BACKGROUND OF THE INVENTION

1. Field of the Invention:

5 The present invention relates to a method of manufacturing a semiconductor memory device, and more particularly to a method of manufacturing a semiconductor memory device such as a flash EEPROM (Electrical erasable programmable read only memory) capable of electrically 10 writing and erasing data, and such a semiconductor memory device.

2. Description of the Related Art:

Flash EEPROMs, or nonvolatile semiconductor memory devices capable of electrically writing and erasing data, 15 have a plurality of cell transistors disposed in a memory cell assembly for storing data and having floating gate electrodes and control gate electrodes, and a plurality of select transistors disposed in the memory cell assembly for selecting the cell transistors. In more 20 practical flash EEPROMs, the transistors of a peripheral circuit such as a logic operation circuit are disposed on the same substrate as the cell and select transistors.

One known flash EEPROM comprises parallel arrays of cell transistors connected to respective data lines for 25 writing and reading data, and a plurality of select transistors connected in series with the respective

arrays of cell transistors, as shown in FIG. 1 of the accompanying drawings. The flash EEPROM shown in FIG. 1 has a small device area and can be manufactured in a relatively small number of fabrication steps though the 5 speed at which memory cells are accessed is not significantly high. Therefore, the flash EEPROM shown in FIG. 1 is used as memories for IC cards, for example, which need to be highly integrated and low in cost.

The flash EEPROM shown in FIG. 1 as an example of a 10 conventional semiconductor memory device and a method of manufacturing same will be described below.

The flash EEPROM shown in FIG. 1 has a memory cell assembly comprising a plurality of cell transistors M101 - M164, M201 - M264, M301 - M364, M401 - M464 arranged in 15 a grid pattern. The memory cell assembly is divided into a plurality of blocks each comprising a predetermined number of (64 in FIG. 1) cell transistors, parallel to data lines D1 - D4. In each of the blocks, the cell transistors have respective sources connected in common 20 and respective drains connected in common. The cell transistors are also arranged in transverse arrays across the data lines, and the cell transistors in those transverse arrays have respective control gate electrodes connected in common to word lines W1 - W64 for selecting 25 positions to storing data.

Each of the blocks has two select transistors for

selecting a predetermined number of parallel-connected cell transistors. First select transistors Q11, Q21, Q31, Q41 shown in FIG. 1 are inserted between the drains of the cell transistors and respective contacts J1 - J4 5 on the data lines, and second select transistors Q12, Q22, Q32, Q42 shown in FIG. 1 are inserted between the sources of the cell transistors and common source CS kept at ground potential. The first select transistors in the respective blocks have gate electrodes connected in 10 common to first selection gate line SG1, and the second select transistors in the respective blocks have gate electrodes connected in common to second selection gate line SG2.

As shown in FIG. 2 of the accompanying drawings, 15 the blocks of the memory cell assembly are separated by a field oxide film. The cell transistors, represented by M101 - M164, M201 - M264 in FIG. 2, have source regions S and drain regions D formed in common in the respective blocks. Those common source regions S and drain regions 20 D are also used as interconnections connecting the cell transistors parallel to each other in each of the blocks.

Floating gate electrodes (not shown) and control gate electrodes are disposed at spaced intervals on and across source regions S and drain regions D. The control 25 gate electrodes are connected in common in respective transverse arrays in FIG. 2, and also used as the word

lines. Regions directly below the control gate electrodes sandwiched between the source regions and the drain regions serve as channel regions where currents flow.

5 The drain regions of the cell transistors have ends connected to source regions S of the first select transistors, which are represented by Q11, Q21 in FIG. 2. The first select transistors have respective drain regions D that are positioned across first selection gate 10 line SG1 from source regions S of the first select transistors. The contacts, which are represented by J1, J2 in FIG. 2, for connection to the data lines are disposed on drain regions D of the first select transistors. Though the second select transistors are 15 omitted from the illustration in FIG. 2, the second select transistors are arranged in the same manner as the first select transistors and connected to ends of the source regions of the cell transistors.

For writing or erasing data, a cell transistor is 20 selected at the point of intersection of a data line and a word line to which certain voltages are applied. The data is stored in or erased from the selected cell transistor by a charge introduced into or removed from the floating gate electrode of the selected cell 25 transistor. The data stored in the cell transistor is read by detecting a change in a threshold voltage that is

caused by introducing a charge into the floating gate electrode of the selected cell transistor.

A conventional method of manufacturing the flash EEPROM shown in FIGS. 1 and 2 will be described below 5 with reference to FIGS. 3 through 10 of the accompanying drawings. The structure of a select transistor shown in FIGS. 3 through 10 is taken along line A - A' of FIG. 2, and the structure of a cell transistor shown in FIGS. 3 through 10 is taken along line B - B' of FIG. 2.

10 First, a thin SiO_2 film and a silicon nitride (Si_3N_4) film is formed on substrate 101 of p-type semiconductor and patterned to a predetermined shape, and its openings are selectively oxidized to form field oxide film 106 as an inactive region for separating components. Then, gate 15 insulating film 102a of the select transistor and tunneling oxide film 102b of the cell transistor are grown on the surface of substrate 101 by thermal oxidization. At this time, since the select transistor requires a high withstand voltage, the following multi- 20 oxidizing process is performed: First, the surface of substrate 101 is thermally oxidized in order to form an oxide film thinner than a desired film thickness. The thickness of the oxide film is smaller than the desired film thickness by a thickness which will be added when 25 tunneling oxide film 102b is subsequently to be formed.

Then, a photoresist is formed in the select

transistor area, and the oxide film in the cell transistor area is etched away. Thereafter, the photoresist is removed, and the assembly is thermally oxidized until the oxide film in the cell transistor area gains a desired film thickness, growing the gate insulating film 102a of the select transistor and tunneling oxide film 102b of the cell transistor to respective desired film thicknesses (see FIG. 3).

Then, first N-type polysilicon film 103, which serves as the floating gate electrode of the cell transistor, is grown on the surface formed so far. Pad oxide film 104 is grown on first N-type polysilicon film 103 by CVD (Chemical Vapor Deposition), and second N-type polysilicon film 105 is grown on pad oxide film 104.

Second N-type polysilicon film 105 will be used only as a mask in a subsequent ion implantation step. Therefore, second N-type polysilicon film 105 may be replaced with an amorphous silicon film or a silicon nitride film.

Then, first N-type polysilicon film 103, pad oxide film 104, and second N-type polysilicon film 105 are patterned to respective shapes. The width of first N-type polysilicon film 103 which is formed at this time determines the channel widths of the cell transistor and the select transistor (see FIG. 4).

Using second N-type polysilicon film 105 as a mask, an impurity of arsenic (As), for example, is introduced

into substrate 101 by way of ion implantation, and thermally diffused to form source region 107 and drain region 108 of the cell transistor and the select transistor (see FIG. 5).

5 Then, over-the-diffused-layer oxide film 109 (see FIG. 6) in the form of a silicon oxide (SiO_2) film is grown by plasma CVD so as to fill up regions alongside of first N-type polysilicon film 103, pad oxide film 104, and second N-type polysilicon film 105.

10 Thereafter, the upper surface of over-the-diffused-layer oxide film 109 is planarized by a CMP (Chemical Mechanical Polishing) process and an etchback process, exposing second N-type polysilicon film 105. Depending on how over-the-diffused-layer oxide film 109 fills up the above regions, the upper surface of over-the-diffused-layer oxide film 109 may only be etched back without the CMP process. Second N-type polysilicon film 105 and pad oxide film 104 are etched away, exposing the surface of first N-type polysilicon film 103 (see FIG. 15 7). Prior to this step, over-the-diffused-layer oxide film 109 alongside of first N-type polysilicon film 103 may be etched to adjust its height.

20 Then, third N-type polysilicon film 110 which serves as an upper portion of the floating gate electrode 25 of the cell transistor is grown on first N-type polysilicon film 103. A photoresist is formed in the

cell transistor area, and an impurity of phosphorus (P) or the like is introduced into first N-type polysilicon film 103 and third N-type polysilicon film 110 in the cell transistor area by way of ion implantation. In 5 order to increase the capacitance between the floating gate electrode and a control gate electrode which will subsequently be formed, third N-type polysilicon film 110 in the cell transistor area is patterned to a wing shape, and ONO (Oxide Nitride Oxide) film 111 is grown on the 10 patterned third N-type polysilicon film 110 by CVD (see FIG. 8).

Then, opening 114 is formed in ONO film 111 in the cell transistor area (see FIG. 9), and fourth N-type polysilicon film 112 and metal silicide film 113 of WSi, 15 for example, which will serve as the gate electrode of the select transistor and the control gate electrode of the cell transistor, are grown on ONO film 111. First N-type polysilicon film 103 and fourth N-type polysilicon film 112 are now short-circuited to each other via 20 opening 114.

The cell transistor area and a peripheral circuit area are covered with respective photoresists, and a control gate, ONO film 111, and a floating gate of the cell transistor are patterned simultaneously.

25 Finally, the cell transistor area is covered with a photoresist, and gate electrodes (fourth N-type

polysilicon film 112 and metal silicide film 113) of the select transistor and the transistors of the peripheral circuit are patterned (see FIG. 10). Metal silicide film 113 may not necessarily be formed, but only fourth N-type polysilicon film 112 may be grown. In FIGS. 9 and 10, opening 114 is defined in ONO film 111 directly above the channel region of the cell transistor area. Actually, however, opening 114 is defined in ONO film 111 over field oxide film 106.

With the above conventional semiconductor memory device, since the select transistor and the cell transistor are of an identical structure, it is necessary for the fabrication process to have the step of changing the film thicknesses of the tunneling oxide film of the cell transistor and the gate insulating film of the select transistor which have different withstand voltages, and the step of short-circuiting the first N-type polysilicon film of the select transistor (corresponding to the floating gate of the cell transistor) and the fourth N-type polysilicon film of the select transistor (corresponding to the control gate of the cell transistor). Therefore, the cost of the conventional semiconductor memory device is increased because of the increased number of steps of fabrication process.

The impurity in the polysilicon film used as the

gate electrode of the select transistor should preferably be of a high concentration in order to reduce the resistance for high-speed operation, and the impurity in the polysilicon film used as the floating gate electrode 5 of the cell transistor should preferably be of a low concentration in order to prevent a data erasure failure and improve a data retention capability. It is thus necessary for the fabrication process to have the step of changing these impurity concentrations.

10 One solution is to fabricate the select transistor simultaneously with the transistors of the peripheral circuit, but not with the cell transistor.

15 However, since the channel width of the transistors of the peripheral circuit generally needs to be managed more accurately than the select transistor, after a gate electrode of the transistors of the peripheral circuit is formed, an impurity is introduced by way of ion implantation using the gate electrode as a mask, forming diffused layers which serve as source and drain regions.

20 Because the diffused layer of the select transistor and the diffused layer of the cell transistor cannot be formed simultaneously, an impurity may be introduced twice into the junction between the diffused layers of the select transistor and the cell transistor, which is 25 also used as an interconnection, resulting in a reduction in the withstand voltage, as shown in FIG. 11A of the

accompanying drawings, or an area may be developed where no impurity is introduced, resulting in a disconnection, as shown in FIG. 11B of the accompanying drawings.

5

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a method of manufacturing a semiconductor memory device to increase the film thickness of a gate insulating film of a select transistor and increase the concentration of an impurity in a polysilicon film used as a gate electrode of a select transistor with a reduced number of fabrication steps.

10

In a method of manufacturing a semiconductor memory device according to the present invention, before the control gate electrodes of cell transistors are formed, a polysilicon film and an oxide film directly above channel regions of select transistors are removed to expose the surface of a substrate. Thereafter, gate insulating films of the select transistors are formed on the exposed surface of the substrate. Gate electrodes of the select transistors are formed on the gate insulating films simultaneously with control gate electrodes of the cell transistors. In this manner, the control gate electrodes of the cell transistors and the gate electrodes of the select transistors are formed of a single-layer polysilicon film. Consequently, the method is free of

SEARCHED INDEXED
SERIALIZED FILED

the step of short-circuiting two polysilicon films and the step of introducing an impurity in order to reduce the resistance of the polysilicon film which corresponds to floating gate electrodes of the cell transistors.

5 Therefore, the film thickness of the gate insulating films of the select transistors can be increased and the concentration of the impurity in the polysilicon film used as the gate electrodes of the select transistors can be increased with a reduced number of fabrication steps.

10 A first diffused layer serving as source and drain regions of the cell transistors and a second diffused layer serving as source and drain regions of the select transistors are formed simultaneously. As a result, the junction between the select transistors and the cell transistors is prevented from being cut off, and the impurity is prevented from being introduced twice.

15 Furthermore, gate insulating films of transistors of a peripheral circuit are formed simultaneously with the gate insulating films of the select transistors, and 20 gate electrodes of the transistors of the peripheral circuit are formed simultaneously with the gate electrodes of the select transistors. Thus, the number of fabrication steps of the method of manufacturing the semiconductor memory device is reduced.

25 The above and other objects, features, and advantages of the present invention will become apparent

from the following description with reference to the accompanying drawings which illustrate examples of the present invention.

5

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram of a memory cell assembly of a flash EEPROM;

FIG. 2 is a plan view of a structure of the flash EEPROM shown in FIG. 1;

10 FIGS. 3 through 10 are cross-sectional views showing the sequence of a conventional method of manufacturing the semiconductor memory device shown in FIGS. 1 and 2;

15 FIGS. 11A and 11B are cross-sectional views showing junctions in the case where a cell transistor and a select transistor of the semiconductor memory device shown in FIGS. 1 and 2 are not fabricated simultaneously;

20 FIGS. 12 through 19 are cross-sectional views showing a process of fabricating a cell transistor and a select transistor, of a method of manufacturing a semiconductor memory device according to the present invention; and

25 FIGS. 20 through 25 are cross-sectional views showing a process of fabricating transistors of a peripheral circuit, of the method of manufacturing a semiconductor memory device according to the present

invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A method of manufacturing a semiconductor memory device according to the present invention will be described below with reference to FIGS. 12 through 25. A circuit arrangement and a structure, as viewed in plan, of a flash EEPROM to which the method according to the present invention is applied are identical to those of conventional flash EEPROMs, and will not be described below.

As shown in FIG. 12, a thin SiO_2 film and a silicon nitride film is formed on substrate 1 of p-type semiconductor and patterned to a predetermined shape, and its openings are selectively oxidized to form field oxide film 6 as an inactive region for separating components. The inactive region for separating components may be a region of shallow trench isolation (STI).

Then, a silicon oxide (SiO_2) film is grown on the surface of substrate 1 by thermal oxidization. Silicon oxide film 2a formed in a select transistor area will be removed in a subsequent step. A silicon oxide film formed in a cell transistor area serves as tunneling oxide film 2b.

First N-type polysilicon film 3, which will serve as the floating gate electrode of a cell transistor, is

grown on silicon oxide film 2a and tunneling oxide film 2b. Pad oxide film 4 is grown on first N-type polysilicon film 3 by CVD, and second N-type polysilicon film 5 is grown on pad oxide film 4. Second N-type polysilicon film 5 will be used only as a mask in a subsequent ion implantation step. Therefore, second N-type polysilicon film 5 may be replaced with an amorphous silicon film or a silicon nitride film.

Then, first N-type polysilicon film 3, pad oxide film 4, and second N-type polysilicon film 5 are patterned to respective shapes. The width of first N-type polysilicon film 3 which is formed at this time determines the channel widths of the cell transistor and the select transistor.

As shown in FIG. 13, using second N-type polysilicon film 5 as a mask, an impurity of arsenic (As), for example, is introduced into substrate 1 by way of ion implantation, and thermally diffused to form source region 7 and drain region 8 of the cell transistor and the select transistor. At this time, side walls may be formed of insulating films on the sides of first N-type polysilicon film 3, pad oxide film 4, and second N-type polysilicon film 5, so that source region 7 and drain region 8, each comprising an N-type diffused layer, are of an LDD (Lightly Doped Drain) structure.

Then, as shown in FIG. 14, over-the-diffused-layer

oxide film 9 in the form of a silicon oxide film is grown by plasma CVD so as to fill up regions alongside of first N-type polysilicon film 3, pad oxide film 4, and second N-type polysilicon film 5. Prior to this step, the sides 5 of first N-type polysilicon film 3, pad oxide film 4, and second N-type polysilicon film 5 of the cell transistor are covered with highly reliable thermal oxide films. If side walls are to be formed, then the sides are covered with similar thermal oxide films before the side walls 10 are formed. The sides are covered with such thermal oxide films in order to prevent charges from leaking from first N-type polysilicon film 3 which is the floating gate electrode of the cell transistor into over-the-diffused-layer oxide film 9 and hence to prevent the data 15 retaining capability from being reduced.

Thereafter, the upper surface of over-the-diffused-layer oxide film 9 is planarized by a CMP process and an etchback process, exposing second N-type polysilicon film 5 (see FIG. 14). Depending on how over-the-diffused-layer oxide film 9 fills up the above regions, the upper 20 surface of over-the-diffused-layer oxide film 9 may only be etched back without the CMP process.

Second N-type polysilicon film 5 and pad oxide film 4 are etched away, exposing the surface of first N-type 25 polysilicon film 3 (see FIG. 15). Prior to this step, over-the-diffused-layer oxide film 9 alongside of first

N-type polysilicon film 3 may be etched to adjust its height.

Then, as shown in FIG. 16, third N-type polysilicon film 10 which serves as an upper portion of the floating gate electrode of the cell transistor is grown on first N-type polysilicon film 3. In order to increase the capacitance between the floating gate electrode and a control gate electrode which will subsequently be formed, third N-type polysilicon film 10 in the cell transistor area is patterned to a wing shape, and ONO film 11 is grown on patterned third N-type polysilicon film 10 by CVD.

Then, as shown in FIG. 17, ONO film 11, third N-type polysilicon film 10, first N-type polysilicon film 3, and silicon oxide film 2 in the select transistor area are etched away, exposing the surface of substrate 1.

Then, the surface of substrate 1 in the select transistor area is thermally oxidized to form gate insulating film 14 (see FIG. 18). As shown in FIG. 19, fourth N-type polysilicon film 12, which will serve as the gate electrode of the select transistor and the control gate electrode of the cell transistor, is grown on gate insulating film 14 and ONO film 11. Metal silicide film 13 of WSi, for example, is grown on fourth N-type polysilicon film 12.

The cell transistor area and a peripheral circuit

area are covered with respective photoresists, and a control gate, ONO film 111, and a floating gate of the cell transistor are patterned simultaneously. Finally, the cell transistor area is covered with a photoresist, 5 and gate electrodes (fourth N-type polysilicon film 12 and metal silicide film 13) of the select transistor and the transistors of the peripheral circuit are patterned, as shown in FIG. 19. Metal silicide film 13 may not necessarily be formed, but only fourth N-type polysilicon 10 film 12 may be grown.

In the above method of manufacturing a semiconductor memory device, since the N-type diffused layer which serves as the source and drain regions of the select transistor and the N-type diffused layer which 15 serves as the source and drain regions of the cell transistor are formed simultaneously, the junction between the select transistor and the cell transistor is prevented from being cut off, and the impurity is prevented from being introduced twice. Because the gate 20 electrode of the select transistor does not have a double-layer N-type polysilicon film unlike the conventional semiconductor memory device, the method according to the present invention is free of the step of short-circuiting two N-type polysilicon films and the 25 step of introducing an impurity in order to reduce the resistance of the first N-type polysilicon film which

corresponds to the floating gate electrode of the cell transistor.

Consequently, the film thickness of the gate insulating film of the select transistor can be increased 5 and the concentration of the impurity in the polysilicon film used as the gate electrode of the select transistor can be increased with a reduced number of fabrication steps.

If the transistors of the peripheral circuit are to 10 be fabricated simultaneously with the cell transistor and the select transistor, then transistors of the peripheral circuit are fabricated as follows:

At the same time as the step of fabricating the cell transistor and the select transistor as shown in 15 FIG. 12, a silicon nitride film is formed on a substrate 1 of p-type semiconductor and patterned to a predetermined shape, and its openings are selectively oxidized to form field oxide film 6 as an inactive region for separating components, as shown in FIG. 20.

20 Then, silicon oxide (SiO_2) film 2a and first N-type polysilicon film 3 are grown on substrate 1 by thermal oxidization. Pad oxide film 4 is deposited on N-type polysilicon film 3 by CVD, and second N-type polysilicon film 5 is grown on pad oxide film 4.

25 Then, at the same time as the step of planarizing over-the-diffused-layer oxide film 9 as shown in FIG. 15,

second N-type polysilicon film 5 and pad oxide film 4 are etched away, exposing the surface of first N-type polysilicon film 3, as shown in FIG. 21.

At the same time as the step shown in FIG. 16, 5 third N-type polysilicon film 10 is deposited on first N-type polysilicon film 3, and ONO film 11 is grown on third N-type polysilicon film 10 by CVD, as shown in FIG. 22.

Then, at the same time as the step shown in FIG. 10 17, ONO film 11, third N-type polysilicon film 10, first N-type polysilicon film 3, and silicon oxide film 2 are etched away, exposing the surface of substrate 1, as shown in FIG. 23.

Then, at the same time as the step shown in FIG. 15 18, the surface of substrate 1 is thermally oxidized, forming gate insulating films of the transistors of the peripheral circuit. Of the transistors of the peripheral circuit, a high-withstand-voltage transistor which requires a high withstand voltage has gate insulating 20 film 16 (see FIG. 24) whose thickness is increased according to a multi-oxidizing process described below. A Vcc-driven transistor which operates under a power supply voltage Vcc that is supplied from an external source does not need to increase the thickness of gate 25 insulating film 15. According to the multi-oxidizing process, the surface of substrate 1 is thermally oxidized

to form an oxide film whose thickness is smaller than a desired film thickness. The thickness of the oxide film is smaller than the desired film thickness by a thickness which will be added when gate insulating film 15 of the 5 Vcc-driven transistor is subsequently to be formed.

Then, a photoresist is formed in a high-withstand-voltage transistor area, and the oxide film in the Vcc-driven transistor area is etched away. Then, the photoresist is removed, and the assembly is thermally oxidized until the 10 film thickness of the oxide film of the Vcc-driven transistor reaches a desired film thickness, growing gate insulating film 15 of the Vcc-driven transistor and gate insulating film 16 of the high-withstand-voltage transistor to respective desired film thicknesses (see 15 FIG. 24). The film thickness of gate insulating film 12 of the select transistor is increased in this step in the same manner as with the high-withstand-voltage transistor.

Then, fourth N-type polysilicon film 12 and metal 20 silicide film 13 which will serve as the gate electrodes of the transistors of the peripheral circuit are grown respectively on gate insulating films 15, 16, and then patterned. Finally, as shown in FIG. 25, using the patterned films as a mask, an impurity of arsenic (As), 25 for example, is introduced into substrate 1 by way of ion implantation, and thermally diffused to form source

region 17 and drain region 18 of the transistors of the peripheral circuit.

As described above, inasmuch as the process of forming the gate insulating films and gate electrodes of 5 the transistors of the peripheral circuit is carried out simultaneously with the process of fabricating the cell transistor and the select transistor as shown in FIGS. 12 through 19, the number of steps of the method of manufacturing the flash EEPROM can be reduced.

10 While in the illustrated embodiment the method according to the present invention has been described with respect to N-channel transistors of the semiconductor memory device, the principles of the present invention are also applicable to the fabrication 15 of P-channel transistors by changing the impurity.

While preferred embodiment of the present invention has been described using specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made 20 without departing from the spirit or scope of the following claims.

What is claimed is:

1. A method of manufacturing a semiconductor memory device capable of electrically writing and erasing data, said semiconductor memory device having a plurality of cell transistors for storing data, each of 5 said cell transistors having a floating gate electrode and a control gate electrode, and a plurality of select transistors for controlling and selecting said cell transistors, said method comprising the steps of:

before forming the control gate electrodes of 10 said cell transistors, exposing a surface of a substrate directly above channel regions of said select transistors fabricated in the same process as the cell transistors;

15 forming gate insulating films of said select transistors on the exposed surface of the substrate; and forming the control gate electrodes of said cell transistors and forming gate electrodes of said select transistors on said gate insulating films.

2. The method of manufacturing a semiconductor memory device according to claim 1, further comprising the step of:

5 simultaneously forming a first diffused layer serving as source and drain regions of said cell transistors and a second diffused layer serving as

source and drain regions of said select transistors.

3. The method of manufacturing a semiconductor memory device according to claim 1, further comprising the steps of:

forming gate insulating films of transistors
5 of a peripheral circuit comprising a logic operation circuit, simultaneously with the gate insulating films of said select transistors; and

forming gate electrodes of the transistors of
10 said peripheral circuit simultaneously with the gate electrodes of said select transistors.

4. The method of manufacturing a semiconductor memory device according to claim 2, further comprising the steps of:

forming gate insulating films of transistors
5 of a peripheral circuit comprising a logic operation circuit, simultaneously with the gate insulating films of said select transistors; and

forming gate electrodes of the transistors of
10 said peripheral circuit simultaneously with the gate electrodes of said select transistors.

5. The method of manufacturing a semiconductor memory device according to claim 3, wherein the gate

insulating films of said select transistors have a film thickness which is the same as the film thickness of the gate insulating film of a transistor which requires a high withstand voltage, among the transistors of said peripheral circuit.

6. The method of manufacturing a semiconductor memory device according to claim 4, wherein the gate insulating films of said select transistors have a film thickness which is the same as the film thickness of the gate insulating film of a transistor which requires a high withstand voltage, among the transistors of said peripheral circuit.

7. A semiconductor memory device capable of electrically writing and erasing data, comprising:
 - a plurality of cell transistors for storing data, each of said cell transistors having a floating gate electrode and a control gate electrode; and
 - a plurality of select transistors for controlling and selecting said cell transistors, said select transistors having gate electrodes each comprising a single polysilicon film, said gate electrodes being formed simultaneously with the control gate electrodes of said cell transistors.

8. The semiconductor memory device according to
claim 7, wherein said cell transistors have source and
drain regions comprising a first diffused layer, and
said select transistors have source and drain regions
5 comprising a second diffused layer, said first diffused
layer and said second diffused layer being formed
simultaneously with each other.

9. The semiconductor memory device according to
claim 7, including a peripheral circuit comprising a
logic operation circuit and having transistors, wherein
said transistors of the peripheral circuit have gate
5 insulating films formed simultaneously with gate
insulating films of said select transistors, and gate
electrodes formed simultaneously with the gate
electrodes of said select transistors.

10. The semiconductor memory device according to
claim 8, including a peripheral circuit comprising a
logic operation circuit and having transistors, wherein
said transistors of the peripheral circuit have gate
5 insulating films formed simultaneously with gate
insulating films of said select transistors, and gate
electrodes formed simultaneously with the gate
electrodes of said select transistors.

11. The semiconductor memory device according to
claim 9, wherein the gate insulating films of said
select transistors have a film thickness which is the
same as the film thickness of the gate insulating film
5 of a transistor which requires a high withstand voltage,
among the transistors of said peripheral circuit.

12. The semiconductor memory device according to
claim 10, wherein the gate insulating films of said
select transistors have a film thickness which is the
same as the film thickness of the gate insulating film
5 of a transistor which requires a high withstand voltage,
among the transistors of said peripheral circuit.

ABSTRACT OF THE DISCLOSURE

A semiconductor memory device capable of electrically writing and erasing data has a plurality of cell transistors for storing data, each of the cell 5 transistors having a floating gate electrode and a control gate electrode, and a plurality of select transistors for controlling and selecting the cell transistors. Before the control gate electrodes of the cell transistors are formed, the surface of a substrate 10 directly above channel regions of the select transistors fabricated in the same process as the cell transistors is exposed, and gate insulating films of the select transistors are formed on the exposed surface of the substrate. The control gate electrodes of the cell 15 transistors are formed, and gate electrodes of the select transistors are formed on the gate insulating films.

DRAFTED 10/22/2016 0




FIG. 1 (PRIOR ART)





FIG. 2 (PRIOR ART)

00000000000000000000

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 3 (PRIOR ART)

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 4 (PRIOR ART)

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 5 (PRIOR ART)

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 6 (PRIOR ART)

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 7 (PRIOR ART)

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 8 (PRIOR ART)

卷之三

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 9 (PRIOR ART)

SELECT TRANSISTOR



CELL TRANSISTOR




FIG. 10 (PRIOR ART)




FIG. 11A (PRIOR ART)






FIG. 11B (PRIOR ART)

SELECT TRANSISTOR




CELL TRANSISTOR




F / G. 12

SELECT TRANSISTOR




CELL TRANSISTOR




F / G. 13

SELECT TRANSISTOR



CELL TRANSISTOR



F / G. 14




FIG. 15




FIG. 16





FIG. 17

SELECT TRANSISTOR



CELL TRANSISTOR





FIG. 18

SELECT TRANSISTOR



CELL TRANSISTOR




FIG. 19




FIG. 20




FIG. 21







FIG. 22




F / G. 23

Vcc-driven TRANSISTOR High-withstand-voltage TRANSISTOR




F / G. 24

Vcc-driven TRANSISTOR



High-withstand-voltage TRANSISTOR



F / G. 25

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY DEVICE

the specification of which:

(check one)

(is attached hereto)
____ was filed on _____,
as Application Serial No. _____,
and was amended on _____. (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56*

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

295885/1999 (Number)	Japan (Country)	18/10/1999 (Day/Month/Year Filed)	priority claimed <input checked="" type="checkbox"/> yes	no
_____	_____	_____	yes	no
_____	_____	_____	yes	no

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.) (Filing Date) (Status: patented, pending, abandoned)

Power of Attorney: As a named inventor, I hereby appoint Sean M. McGinn, Reg. No. 34,386, and Frederick W. Gibb, III, Reg. No. 37,629, as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to **McGinn & Gibb, P.C., 1701 Clarendon Boulevard, Suite 100, Arlington, Virginia 22209**. Telephone calls should be directed to McGinn & Gibb, P.C. at (703) 294-6699.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole Inventor KENICHIRO NAKAGAWA

Inventor's Signature Kenichiro Nakagawa Date October 10, 2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of Second Joint Inventor, If Any

Inventor's Signature _____ Date _____

Residence _____

Citizenship _____

Post Office Address _____

Full Name of Third Joint Inventor, If Any

Inventor's Signature _____ Date _____

Residence _____

Citizenship _____

Post Office Address _____

Full Name of Fourth Joint Inventor, If Any

Inventor's Signature _____ Date _____

Residence _____

Citizenship _____

Post Office Address _____

(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)

*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.